The ATLAS experiment will undergo a major upgrade of the tracker system in view of the high luminosity phase of the LHC (HL-LHC) to start operation in 2026. The most severe challenges are to be faced by the innermost layers of the pixel detector which will have to withstand a radiation fluence of up to 1.4x10 16 neq/cm 2 . Thin planar pixel modules are promising candidates to instrument these layers, thanks to the small material budget and their high charge collection efficiency after irradiation. Sensors of 100-200 μm thickness, interconnected to FE-I4 read-out chips, are characterized with radioactive sources as well as testbeams at the CERN-SPS and DESY. The performance of sensors irradiated up to a fluence of 5 × 10 15 neq/cm 2 is compared in terms of charge collection and hit efficiency. Highly segmented sensors are a challenge for the tracking in the forward region of the pixel system at the HL-LHC. To reproduce the performance of 50x50 μm 2 pixels at high pseudo-rapidities, FE-I4 compatible planar pixel sensors are studied before and after irradiation in beam tests at high incidence angle (80 • ) with respect to the short pixel direction. Results on cluster shape and hit efficiency will be shown.
I. INTRODUCTION
T HE latest module technology used in the Inner Detector (ID) of the ATLAS experiment [1] is employed in the Insertable B-Layer (IBL) Phase-0 upgrade [2] of the Pixel Detector [3] . The planar sensors covering the central part of the IBL have a thickness of 200 μm, employ n + -in-n technology and have a pixel cell size of 50×250 μm 2 . The Phase-0 upgrade is the first of a series of upgrades to the ID. The final stage will be the complete exchange of the ID with a new detector called Inner Tracker (ITk). This upgrade will be necessary as the HL-LHC will operate at five times the luminosity of the LHC. The accompanying higher track density will require smaller pixel cells to keep the occupancy at the present level. For this purpose a new read-out chip called RD53 chip [6] is being developed by the RD53 collaboration [5] in a 65 nm CMOS technology with a cell size of 50×50 μm 2 . The ITk concept foresees an all silicon detector composed of 5 pixel detector and 4 strip detector layers. The expected integrated luminosity of L = 3000 fb −1 after ten years of data taking will result in a maximum expected fluence around 1.4 × 10 16 n eq /cm 2 for the innermost layer [7] , taking into account the replacement of this layer at around half of the HL-LHC data taking period. Manuscript received November 29, 2016. Thin n-in-p planar sensors are a promising candidate for instrumenting all pixel layers and their qualification as well as certain research aspects will be shown in the following. Section II will serve as an introduction to the utilized experimental methods and in section III new sensor designs will be discussed. Finally, section IV will summarize the results.
II.
Various experimental methods are utilized to measure hit efficiency and charge collection efficiency. Furthermore, basic properties like breakdown and full depletion voltage are obtained from electrical characterizations, namely I-V and C-V measurements.
A. Laboratory measurements
All laboratory measurements are performed inside a climate chamber with an ambient temperature of −50 • C for irradiated modules and 20 • C for not-irradiated modules. Chargecollection profiles are produced with a 90 Sr β-electron source placed above the module with an external scintillator trigger underneath. Additional measurements are carried out with 241 Am and 109 Cd sources, where characteristic γ-photons are used to calibrate the measured Time over Threshold (ToT) information of the read-out chip, to the collected charge. The USBPix system [9] is used for data acquisition.
B. Testbeam
To determine the hit efficiency of a pixel module, testbeam measurements are performed at the testbeam facilities of DESY-II and CERN SpS. DESY-II provides a 5 GeV electron beam and CERN SpS a 120 GeV pion beam. In both cases, EUDET type beam telescopes [8] are used to perform single event reconstruction allowing for a precise evaluation of the point of incident on the Device Under Test (DUT). The DUT is situated between three upstream and three downstream telescope planes. The telescope reaches a point resolution of 3.5 μm for the lower energetic electrons and 2 μm for the higher energetic pions [8] . Measurements of irradiated modules are carried out at −40 • C whereas not-irradiated modules are operated at a temperature of 15 • C, all inside a cooling box, ensuring stable temperatures. Data acquisition is done with the USBPix and RCE read-out systems [10] . An offline reconstruction of the acquired data is executed using the EUTelescope software framework [11] . Analysis of the reconstructed data is subsequently done with TBmon2 [12] . The results are overall hit efficiency, in-pixel efficiency and the efficiency as a function of the distance to the sensor edge. The absolute systematic uncertainty of the calculated efficiencies was estimated in [13] to be 0.3%.
III.
The sensor concept presented in this paper is composed of different technologies which are tested during the development of a new pixel detector generation. The sensor is produced with an n-in-p technology, allowing for a potential cost reduction by using a single sided process. A sensor thickness of 100-200 μm is foreseen. The innermost layers could be equipped with the more radiation tolerant but more fragile 100 μm thick sensors while keeping a thickness of 150-200 μm for the less irradiated outer layers. Pixel cell sizes of 50×50 μm 2 and 25×100 μm 2 are under investigation both being compatible with the currently developed RD53 chip. Due to the fact that the new chip will only be available in 2017, all presented studies are carried out with the current generation read-out chip which has a pixel cell size of 50×250 μm 2 . Different approaches will be presented to still test the features of smaller pixels. Modified punch-through structures are an important element of the new module concept, to reduce the related loss of efficiency after irradiation. In these studies, sensor productions from CiS 1 (Germany), MPG-HLL 2 (Germany) and ADVA-CAM (Finland) are investigated.
A. Thin sensors
The charge collection and hit efficiency of sensors with thicknesses ranging from 75 μm to 285 μm are investigated. Figure 1a shows the collected charge as a function of bias voltage for irradiated sensors. Sensors of 100 μm and 150 μm show the highest charge collection at moderate voltages of 200-400 V. Low bias voltages are favorable as they result in low power dissipation which allows for a lighter cooling system. Figure 1b shows the corresponding hit efficiency as a function of bias voltage. Sensors of 100 μm and 150 μm again show the best performance at moderate voltages.
B. Optimized sensor layout
Even though the overall hit efficiency of irradiated present generation pixel modules is comparatively high, local inefficiencies are clearly visible. Fig. 2 shows a 5 × 10 15 n eq /cm 2 irradiated pixel module employing the standard design biased at 500 V with an overall hit efficiency of (98.9 ± 0.3) %. The inefficiencies are concentrated in the corners as a result of charge-sharing between four pixels and in the center right part of the pixel. Comparing the hit efficiency map with the layout of a single pixel it becomes evident that this inefficiency is caused by the punch-through dot and the aluminum bias rail connecting the dot to the bias ring. Further investigations 1 CiS Forschungsinstitut für Mikrosensorik GmbH 2 Semiconductor lab of the Max-Planck society In-pixel hit efficiency of an irradiated (Φ eq = 5 × 10 15 n eq /cm 2 ) 275 μm thick module, biased at 500 V. The top figure shows the efficiency for a standard punch-through structure, whereas the lower figure shows the efficiency for a modified punch-through structure with the bias rail being guided over the pixel implant instead of in between two pixel columns.
showed that moving the bias rail over the pixel implant instead of between the pixel columns already increases the overall hit efficiency by 1 % [15] . Despite this inefficiency not being crucial for the current pixel cell size, it will clearly be more important with smaller pixel cells. This is illustrated in Fig.  3 as a 50×50 μm 2 cut-out of the hit efficiency map of the standard geometry pixel using the standard punch-through structure shown in Fig. 2 . The cut-out is composed of the left 10 μm and the right 40 μm. Therefore, a further optimization Fig. 3 : In-pixel hit efficiency cut-out for a hypothetic 50×50 μm 2 pixel cell. The cut-out is obtained by combining the left 10 μm and the right 40 μm of the standard punch-through hit efficiency map of Fig. 2. of the punch-through structure is necessary. The newest layout generation, cf. Fig. 4 , includes a common punch-through structure where four pixels share one punch-through dot as well as optimized placement of the bias rail crossing a maximized amount of pixel implant surface. Since latest pixel prototype productions demonstrated a high yield, discarding the punch-through structure completely became conceivable. Thus, also punch-through free designs are produced and will be tested as soon as the RD53 chip becomes available. A possibility to study the behavior of 50 μm pitched pixels is to use the short edge of the current generation pixel cell. For this purpose highly inclined testbeam measurements are carried out. This means that the beam no longer crosses the sensor at a perpendicular incidence angle but instead nearly parallel. Fig. 5 illustrates the geometrical topology for a 100 μm thick sensor. The particle enters the sensor on the surface (pixel implant site) with an angle of 80 • and traverses an average of 12 pixel cells before exiting the sensor on the backside.
The functional connection between incident angle and mean cluster width for different sensor thicknesses is shown in Fig.  6 . Highly inclined measurements mimic real detector modules from the innermost layers in the very forward and backward region. As this region is characterized by high pseudo-rapidity 3 η values those measurements are typically labeled as highη studies. Modules of different thicknesses ranging from 50 μm to 200 μm were measured at a testbeam, where an incident angle of 80 • was targeted. Subsequent geometrical measurements revealed a systematic effect resulting in an estimated inclination of (78 ± 2) • . All sensors were operated well above their full depletion voltage. Figure 7 shows the efficiency for each relative pixel position within the cluster. As expected, an increasing cluster width can be observed with increasing thickness. The efficiency increases with decreasing sensor thickness except for the 50 μm thin sensor which exhibits a lower efficiency compared to the 100 μm thick sensor. A possible explanation of this effect could be a smaller amount of charge generated in the bulk material caused by escaping δ-electrons. Also, the influence of the threshold was investigated for the 150 μm thick sensor. The efficiency increases by almost 2 % when lowering the threshold from 1000 e to 800 e. Nevertheless, even 200 μm thick sensors allow for an efficiency of more than 90 % and track reconstruction at high-η. μ μ μ μ μ Fig. 7 : Efficiency for each pixel within one cluster to be registered. Pixel 0 is the first hit in the cluster directly on the surface and the last pixel is the hit where the charge is deposited closest to the backside. The incident angle is (78 ± 2) • . Circles correspond to measurements with 1000 e threshold, whereas squares indicate a chip threshold of 800 e.
C. Active edge sensors
Pixel sensors in hybrid modules used in high energy physics are usually surrounded by a guard ring (GR) structure lowering the potential towards the edges close to ground level. An active edge process can be used as an alternative technology. Trenches created with the Deep Reactive Ion Etching (DRIE) process allow to extend the backside implantation to the sensor edges [16] and to create a rectifying junction reducing the defects induced by the otherwise necessary cutting. Since the electric field is extended to the side implantation, the entire edge is, in principle, fully active in the case that no bias ring is implemented. A sketch of the technology is given in Fig. 8 . In the edge region of the active edge design one floating GR is implemented in this design, resulting in a distance between the last pixel and the physical sensor edge of d e = 50 μm. A second version of the design with d e =100 μm a bias ring (BR) and either one or none GR is indicated in the following as slim edge sensor.
This production follows up a research activity initiated with VTT where FE-I3 compatible active and slim edge sensors were produced and tested [17] . The new production is again based on silicon on insulator (SOI) wafers, but designed to fit the FE-I4 dimensions and employing sensor thicknesses of 50, 100 and 150 μm. Testbeam measurements were performed and the measured efficiency at the edge for different thicknesses is shown in Fig. 9 . The not-irradiated sensors were biased well above their full depletion voltage and the read-out chip was tuned to low thresholds of around 1000 e. The plateau efficiency of all devices is very high (95-99 %). Nevertheless, the plateau efficiency of the 50 μm thick sensor is smaller than that of the thicker sensors. A possible threshold effect is under investigation as it has a significant impact on the smaller charge generated in the 50 μm thick sensor. The thresholds which will nominally be achievable with the RD53 read-out chip will be low enough to reduce threshold dependent effects for the investigated thicknesses [5] . The 100 μm and 150 μm sensors are efficient up to the physical edge of the sensor. Further measurements Fig. 9 : Spatially resolved hit efficiency as a function of the relative position to the last pixel column. The measured pixels are facing the edge with their short side. A comparison is given for different thicknesses.
were carried out with an irradiated active edge sample. The first irradiation step in this case was a fluence of 10 15 n eq /cm 2 . The device is 150 μm thick and the efficiency at the edge was measured for four different bias voltages ranging from 100 to 250 V. The results are shown in Fig. 10 . The efficiency in the plateau reaches 99 % and saturates already at 150 V. The effect of charge sharing at −250 μm gets further reduced when increasing the bias voltage to 250 V. Also, the efficiency at the edge increases significantly while increasing the bias voltage. At the maximal bias voltage the irradiated sensor shows a comparable performance to the not-irradiated device.
IV. CONCLUSION
A novel concept of silicon pixel modules for the ATLAS ITk upgrade for HL-LHC was presented. It was shown Fig. 10 : Spatially resolved hit efficiency as a function of the position relative to the last pixel column. The measured pixels are facing the edge with their short side. A comparison is given for different voltages applied to this 150 μm thick irradiated (Φ eq. = 10 15 n eq /cm 2 ) active edge sensor. that thin irradiated sensors with thicknesses of 100 μm and 150 μm perform best in terms of charge collection and hit efficiency at moderate voltages thus causing a lower power dissipation in a realistic operational scenario. During these investigations, an inefficiency caused by the punch-through structure was identified. A significant relative increase of this inefficiency is foreseen for the smaller pixel sizes of 50×50 μm 2 or 25×100 μm 2 of the ITk. Necessary layout changes of the punch-through structure were presented and already a 1 % increase in overall hit efficiency was measured in a slightly modified design with the bias rail situated over the pixel implant.
High incidence angle measurements were performed with the short pixel side of FE-I4 modules to simulate the situation of 50×50 μm 2 pixel cells at high pseudo-rapidities in the ITk. Measurements corresponding to η = 2 − 2.5 were performed using sensors with thicknesses ranging from 50 μm to 200 μm. Sensors of all thicknesses show reasonable efficiencies allowing for track reconstruction at high pseudorapidities. Finally, active edge sensors were tested before and after irradiation. The feasibility of tracking up to the physical edge of the sensor for thicknesses of 100 μm and 150 μm has been demonstrated for not-irradiated sensors. An irradiated sensor showed that radiation induced inefficiencies can be completely compensated for by applying appropriate bias voltages.
In conclusion, thin planar n-in-p pixel sensors show very good results in all tested situations making them a promising candidate to cover all pixel layers of the future ITk.
